

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)



(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. 00-1092-A)

In re Application of:)

Witvrouw et al.)

Serial No.: 09/973,277)

Filed: October 9, 2001)

For: A Method for Producing)
Micromachined Devices and)
Devices Obtained Thereof)

Examiner: Not yet assigned

Group Art Unit: 2182

Commissioner of Patents
Washington, D.C. 20231

RECEIVED
FEB 22 2002
Technology Center 2100


SUBMISSION OF CERTIFIED COPY OF PRIORITY DOCUMENT

Applicants submit herewith a certified copy of the priority document, European Patent Application No. 00870227.6, pursuant to 35 U.S.C. §119. Applicants respectfully request that the above-captioned application be afforded the benefit of the filing date of the European Patent Application.

Respectfully submitted,

DATED: December 28, 2001

BY:


Amir N. Penn
Registration No. 40,767

THIS PAGE BLANK (USPTO)

2182
#4

COPY OF PAPERS
ORIGINALLY FILED

(PATENT)



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. 00-1092-A)

In re Application of:)
)
Witvrouw et al.)
)
Serial No.: 09/973,277)
)
Filed: October 9, 2001)
)
For: A Method for Producing)
Micromachined Devices and)
Devices Obtained Thereof)

Examiner: Not yet assigned

Group Art Unit: 2182

RECEIVED

FEB 22 2002

Technology Center 2100


Commissioner of Patents
Washington, D.C. 20231

TRANSMITTAL LETTER

Dear Sir:

1. In regard to the above-identified Application, we are transmitting herewith the Submission of Certified Copy of Priority Document European Patent Application No. 00870227.6 and Return Receipt Postcard.
2. With respect to fees:
 - (a) No fee is required.
 - (b) Please charge any underpayment or credit any overpayment to our Deposit Account, No. 13-2490.
3. CERTIFICATE OF MAILING UNDER 37 CFR §1.8: The undersigned hereby certifies that this Transmittal Letter and the paper described in paragraph 1, are being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner of Patents, Washington, D.C. 20231, on December 28, 2001.

DATED: December 28, 2001

BY: 
Amir N. Penn
Registration No. 40,767

THIS PAGE BLANK (USPTO)



**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

00870227.6

**Der Präsident des Europäischen Patentamts;
Im Auftrag**

For the President of the European Patent Office

**Le Président de l'Office européen des brevets
p.o.**

I.L.G. HATTEN-HECKMAN

**DEN HAAG, DEN
THE HAGUE, 30/10/01
LA HAYE, LE**

THIS PAGE BLANK (USP)



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

Blatt 2 der Beschreibung
Sheet 2 of the certificate
Page 2 de l'attestation

Anmeldung Nr.:
Application no.: 00870227.6
Demande n°:

Anmeldetag:
Date of filing: 09/10/00 ✓
Date de dépôt:

Anmelder:
Applicant(s):
Demandeur(s):
Interuniversitair Micro-Elektronica Centrum
3001 Heverlee

BELGIUM
EASTMAN KODAK COMPANY
Rochester, New York 14650

UNITED STATES OF AMERICA
Bezeichnung der Erfindung:

Title of the invention:
Titre de l'invention:

A method for producing micromachined devices and devices obtained thereof

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:
State:
Pays:

Tag:
Date:
Date:

Aktenzeichen:
File no.
Numéro de dépôt:

Internationale Patentklassifikation:
International Patent classification:
Classification internationale des brevets:

B81C1/00, H01L29/04

Am Anmeldetag benannte Vertragsstaaten:
Contracting states designated at date of filing: AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR
Etats contractants désignés lors du dépôt:

Bemerkungen:
Remarks:
Remarques:

THIS PAGE BLANK (USPTO)

5

A METHOD FOR PRODUCING MICROMACHINED DEVICES AND DEVICES
OBTAINED THEREOF

10

Field of the invention

[0001] The present invention is related to a method for producing micromachined devices for use in Microelectromechanical Systems (MEMS). The present invention is also related to the devices obtained by said method and the use of said devices.

State of the art

[0002] In Microelectromechanical Systems (MEMS), also known as Microsystems or Micro Machined Systems, devices are often used, the production of which is based on the method technology developed in semiconductor processing, combined with specific MEMS technology. In MEMS technology, structures such as beams or cavities, can be added to micro-electronic circuitry. Compared to standard semiconductor devices, the mechanical properties of these micromachined devices are subject to very demanding criteria, in terms of breaking behaviour, weight, vibration resistance, etc, which is imposing higher standards on the processing of these devices.

[0003] To produce certain types of micromachined devices, the method of bulk micromachining is used, wherein wells are etched in a semiconductor wafer, leaving membranes, openings or beams. This leads for example to

pressure sensors, accelerometers, inclinometers, or optical devices.

[0004] In the case of bulk micromachined accelerometers for example, openings are etched in the semiconductor wafer. Often, these openings are large and narrow, resembling elongated cracks in the wafer.

[0005] In general, it is true that cavities or openings are formed in micromachined devices, which are large and deep in comparison to openings normally defined in semiconductor processing, such as contact or via holes, which have a diameter typically less than 5 μm and a depth less than 2 μm . Such large openings or cavities are responsible for a weakening of the wafer and increase the chance of the wafer breaking under the influence of stresses induced for example during processing.

Aims of the invention

[0006] The present invention aims to provide a method for producing micromachined devices which have a higher resistance to crack propagation during and after processing.

[0007] A further aim of the present invention is to provide micromachined devices having improved resistance to crack propagation.

Summary of the invention

[0008] The present invention is related to a method for producing micromachined devices for use in Microelectromechanical Systems (MEMS), comprising the steps of:

- providing a crystalline wafer,

- processing from said wafer at least one micromachined device so that openings and/or cavities on said at least

one micromachined device are not parallel to a direction which lies along the intersection of the front plane of the wafer and a cleavage plane, said cleavage plane being defined as a plane along which cleavage of the wafer is
5 most likely to occur.

[0009] The present invention is related in particular to a method, wherein said wafer has the shape of a circular disc, with at least one part cut off along a chord of said circular disc, the longest of said chords
10 being called 'the flat' of said wafer.

[0010] According to a first preferred embodiment of the present invention, said flat is oriented along said intersection.

[0011] According to a second preferred embodiment of
15 the present invention, said flat is not oriented along said intersection.

[0012] In a preferred embodiment of the present invention, said wafer is a silicon wafer, whose front and back surfaces are oriented along a plane of the {100}
20 family and wherein said cleavage plane is a plane belonging to the {111} or the {110} family.

[0013] In the embodiment wherein said flat is oriented along said intersection, the method according to the invention comprises the steps of:

25 - subjecting said wafer to a photolithography step, whereby a pattern is printed through a mask onto said wafer,

- etching said wafer,

wherein said photolithography step comprises the step of rotating said mask over an angle, with respect to said

30 wafer, or wherein said pattern is positioned at an angle with respect to said mask, or wherein said photolithography step comprises the step of rotating said wafer over an angle with respect to said mask.

printing step.

5 [0015] In the embodiment wherein said flat is not oriented along said intersection, the method according to the invention comprises the steps of:

- subjecting said wafer to a photolithography step, whereby a pattern is printed through a mask onto said wafer,

10 - etching said wafer,

wherein said photolithography step may comprise a contact printing step, a proximity printing step or a number of projection printing steps.

[0016] The present invention is also related to a
15 micromachined device for use in Microelectromechanical Systems, said device being produced according to the method of the invention.

[0017] The present invention is also related to the use of a micromachined device, said device being produced
20 according to the method of the invention.

Short description of the drawings

[0018] Figure 1a describes the orientation of the dies on a standard {100} Si-wafer in standard processing.

25 [0019] Figure 1b describes an alternative form of a standard {100} Si-wafer.

[0020] Figure 1c shows an alternative pattern of devices on a standard wafer.

[0021] Figure 2a shows a standard {100} Si-wafer
30 with a long and narrow opening etched out.

[0022] Figure 2b shows the wafer of figure 2a, after cleavage.

[0023] Figure 3a shows a standard {100} Si-wafer wherein the device to be produced is tilted over an angle θ with respect to the flat.

[0024] Figure 3b shows the situation of fig. 3a wherein $\theta = 45^\circ$.

[0025] Figure 4 shows a wafer wherein the device is parallel to the flat, but device and flat are tilted over an angle θ with respect to $\langle 110 \rangle$.

[0026] Figure 5 shows a wafer wherein dies are printed using a step-and-repeat projection printing step in the photolithography.

Detailed description of the invention

[0027] As shown in figure 1a, semiconductor wafers are mostly delivered in the form of circular shaped flat discs 1, with a straight edge or 'flat' 2 along a chord of the circular disc, said flat being used for positioning the wafer during processing. An additional straight edge 10 may be present, as shown in figure 1b, which is however shorter in length than the flat 2. In the following, the term 'flat' refers to the longest straight edge of a wafer.

[0028] In the case of standard semiconductor devices, a wafer is partitioned into a number of 'dies' 3, which, after processing, will be separated into single chips. The partitioning into dies of equal dimensions is typical for devices produced on the basis of a projection printing process, such as step-and-repeat printing. Other printing processes, such as those using a contact or proximity printer, allow other configurations, such as the one shown in figure 1c. We will however base the following description on the exemplary case of figure 2a, wherein the micromachining consists of producing a device 5 containing a long and narrow opening 4, from a wafer 1 with flat 2.

[0029] Under the influence of a load applied to the wafer, such as mechanical or thermal forces or shocks, the opening 4 may propagate, leading to breaking of the wafer. Breaking will occur along a so-called cleavage plane. The question whether or not the wafer will break and along which cleavage plane, depends on the form of the opening, the stress applied, and on the orientation of the wafer's crystal structure with respect to the opening. It is the stress concentration around crack tips or other discontinuities which causes wafers to break even though they are subjected to an overall stress level, which is far below the material's yield strength.

[0030] In general, when a crack of length $2c$ is formed in a material, subjected to a stress σ in the homogenous material, a stress intensity factor K is used, to numerically evaluate the eventuality of crack propagation. This will be illustrated (see figure 2a) for the exemplary case of a tensile stress σ in a silicon wafer, caused by external tensile forces F . It is understood that the stress σ is the tensile stress in the homogenous material, at a sufficiently large distance from the opening 4. It is a known fact that in the vicinity of discontinuities (sharp edges, crack tips) the stress level will rise to very high local values, exceeding by far the value σ in the homogenous material. This is why, at acceptable levels of the stress in the homogenous material, breaking of the wafer can be initiated at the edges of openings such as opening 4.

[0031] This stress intensity factor K (expressed in $\text{MPa}\sqrt{m}$) is given by

$$K = \sigma\sqrt{c\pi} \quad (1)$$

Once the stress intensity factor exceeds a critical value K_C , the crack will be propagated. This can equally be expressed in terms of a critical applied stress level σ_C in the homogenous material:

5

$$\sigma_c = \frac{K_c}{\sqrt{c\pi}} \quad (2)$$

When σ exceeds σ_C , crack propagation begins.

[0032] In micromachined devices, silicon is a widely
10 used material. It has excellent mechanical properties apart from significant photoelectric and thermoelectric effects and a reasonable carrier mobility.

[0033] Many of these properties are related to the crystalline structure of silicon. The atoms in a silicon
15 wafer form a lattice structure, which, viewed from different angles reveals different patterns of atoms. The planes and directions in a Si-wafer are represented by their Miller indices, which are known in the art.

[0034] Three families of planes: $\{100\}$, $\{110\}$ and
20 $\{111\}$ are important in silicon wafers. Standard Si-wafers are of the $\{100\}$ type, meaning that their flat front and back surfaces are oriented along a plane belonging to the $\{100\}$ family. Also in standard Si-wafers, the flat 2 is oriented along a $\langle 110 \rangle$ direction which is the common
25 intersection direction between on the one hand planes of the $\{100\}$ and $\{110\}$ families and on the other hand of planes of the $\{100\}$ and $\{111\}$ families. Figure 1a also shows the $\langle 100 \rangle$ direction, which is the common intersection
30 between on the one hand two planes of the $\{100\}$ family and on the other hand planes of the $\{100\}$ and $\{110\}$ families. The failure of Si-wafers as a consequence of the stress concentrations described above, occurs by a phenomenon

called cleavage: this means that the wafer breaks in two along a well defined cleavage plane that depends on the orientation of the stress with respect to the wafer's crystal structure.

5 [0035] In silicon, the value of K_C has been measured for cleavage along the three main Miller index plane families, resulting in the data of table 1 (P.J. Burnett, 'Properties of Silicon', EMIS datareview series no. 4, INSPEC, London, UK, 1988, p. 30). This can be interpreted
10 as the likelihood of the wafer cleaving along a plane belonging to each of the three families mentioned.

[0036] It is clear that the {100} family offers the most resistance to cleavage in the presence of a stress concentration, followed by {110} and {111} in that order.
15 However, this doesn't mean that cleavage necessarily occurs along a plane of the {111} family, as will be explained after this.

[0037] As stated above, the flat of standard Si-wafers is oriented along the $\langle 110 \rangle$ direction. Suppose
20 that the opening 4 is now parallel to said flat, as shown in figure 2a. Even a relatively low tensile stress σ , as shown in figure 2a, will cause a critical stress at the tip of the opening. If a critical stress level is reached, cleavage will occur along the line 6 of figure 2b. The
25 cleavage plane depends on the orientation of the stress and the type of stress. A tensile stress or a bending stress may cause cleavage along a plane of the {110} or {111} families. This is because not only the K_C factor is important, but also the projection of the stress
30 perpendicular to the cleavage plane. To decrease the chance of cleavage along any of these planes, the present invention now proposes the following solutions.

[0038] The present invention proposes a method of processing a wafer, wherein openings are etched at an angle θ with respect to the direction $\langle 110 \rangle$, so that crack propagation is inhibited.

5 [0039] Figure 2a shows the standard situation. The opening 4 is oriented along the $\langle 110 \rangle$ direction. Under the influence of a tensile stress σ , perpendicular to $\langle 110 \rangle$, cleavage will occur as soon as a critical stress level is reached.

10 [0040] Figure 3a shows a first alternative, whereby the device 5 and the opening 4 have been rotated over an angle θ , with respect to $\langle 110 \rangle$. Returning to the exemplary case of a tensile stress perpendicular to the flat, it is now the projection of the crack length $2c$ on the $\langle 110 \rangle$
15 direction which is to be taken into consideration in order to assess the chance of cleavage along the same plane as in figure 2b.

[0041] Such cleavage will now occur starting from a higher stress level σ_c' :

20

$$\sigma_c' = \frac{K_c}{\sqrt{c\pi \cos \theta}} \quad (3)$$

which is an increase by a factor $\sqrt{1/\cos \theta}$ compared to equation (2). This way, the chance of failure of the wafer
25 by cleavage along the same plane as in figure 2b has diminished.

[0042] The optimal value of θ depends on the material used. In the case of silicon for example, the orientation along θ will decrease the chance of cleavage
30 along one plane, but care must be taken that cleavage will not occur along another plane.

[0043] This may happen when the projection of the stress on the direction perpendicular to the opening 4, becomes high enough to initiate cleavage along another plane than the one that was 'reinforced' by tilting the opening 4.

[0044] For Si-wafers, the optimal value of θ is lying between 0° and 45° : at 45° , the opening lies along the $\langle 100 \rangle$ direction, which may lead to cleavage along another plane of the $\{110\}$ family and along a line 7 shown in figure 3b.

[0045] Figure 4 illustrates the second alternative, wherein the flat of the wafer is no longer oriented along the $\langle 110 \rangle$, but along a direction which is at an angle θ with respect to that $\langle 110 \rangle$ direction. The device 5 and the opening 4 remain parallel to the flat, as in the case of standard wafers.

[0046] To have a similar situation than the previous, the wafer of figure 4 is once again subjected to a tensile stress σ perpendicular to the flat. To assess the chance of the wafer breaking along the same cleavage plane as before, the relevant crack length to be taken into consideration is the projection of the real crack length $2c$ on the $\langle 110 \rangle$ direction. However, this projected length is now subjected to the projection of σ on the direction perpendicular to $\langle 110 \rangle$. This means that cleavage will now occur when:

$$\sigma \cos \theta > \frac{K_c}{\sqrt{\pi c \cos \theta}} \quad (4)$$

meaning:

$$\sigma > \frac{K_c}{\cos \theta \sqrt{\pi c \cos \theta}} \quad (5)$$

[0047] In this case, the critical stress at which cleavage along the same plane as in figure 2b occurs is further increased by a factor $1/\cos\theta$.

[0048] Based on the two effects described above, two preferred embodiments of the method according to the invention are proposed. According to both embodiments, a wafer is subjected to a process comprising the steps of photolithography and etching, known in the art. The photolithography entails the printing of a pattern of dies, such as shown in figure 1a or 1c onto a wafer. This printing step may be performed in different ways. In all cases, the pattern to be printed is produced on a so-called mask, to be placed between a light source and the wafer, in order to print the pattern onto said wafer. In one type of printing, the mask is placed in contact with or very close to the wafer. This is called contact or proximity printing respectively, which are used preferably to print a complete set of dies (as in figures 1a or 1c). On the other hand, projection printing methods exist, whereby an optical system is employed between the mask and the wafer, which allows the printed pattern to be reduced in size with respect to the pattern on the mask. This last method is preferably used when a number of different dies with equal size are printed next to each other on the same wafer, a process also called step-and-repeat printing.

[0049] In a first preferred embodiment, illustrated in figure 3a, openings are oriented on a standard wafer so that they are placed at an angle θ with respect to the flat and thus to the $\langle 110 \rangle$ direction.

[0050] According to this embodiment, micromachined devices are produced by a method comprising the steps of photolithography and etching of a Si-wafer, wherein the photolithography step preferably comprises a contact or

proximity printing step. To acquire the tilting of the complete set of dies over an angle θ , different actions can be undertaken: the mask can be rotated over that angle with respect to a stationary wafer, prior to photo-exposure of the pattern. This would of course require a printing device which allows such a rotation. Alternatively, the pattern on the mask may be placed in a tilted position, at an angle θ with respect to the mask, and then printed through the mask while the mask is in its standard position. This allows the use of a standard printing device. Finally, the wafer itself can be rotated over θ , with respect to a stationary and standard printing device and standard mask. The wafer used in this embodiment of the invention is a standard wafer, with the flat oriented along the $\langle 110 \rangle$ direction.

15 [0051] In a second embodiment, illustrated in figure 4, openings are parallel to the flat, but the flat itself is tilted at an angle θ with respect to the $\langle 110 \rangle$ direction. This type of wafer is not standard and needs to be produced especially in this way.

20 [0052] According to this embodiment, the production method of micromachined devices comprises equally the classic photolithography and etching steps, whereby the photolithography step may equally comprise a contact or proximity printing step. The tilted orientation of the flat with respect to the weaker $\langle 110 \rangle$ direction, permits the printing of the set of dies, according to standard processing methods, without necessitating the rotation of the mask, nor of the wafer.

25 [0053] Apart from that, the method according to the second embodiment of the invention is especially suitable for a method wherein the photolithography is based on projection printing, such as step-and-repeat printing, as illustrated in figure 5. As was stated before, this type of

printing step is mostly used to acquire a set of dies 3 of identical dimensions, such as shown in figures 1a and 1b. In step-and-repeat printing, the dies 3 are printed separately and consecutively onto the wafer 1. To obtain an orientation of the die and/or the openings defined on it, on a standard wafer (i.e. with the flat parallel to $\langle 110 \rangle$), it would be necessary to perform additional translation/rotation of the wafer between printing steps, in order to align the different dies, which would make the method more complex and time-consuming. With the wafer used in the method according to this embodiment, whereby the flat is not oriented along the $\langle 110 \rangle$ direction, the wafer can be processed in the classic way, without additional translation or rotation between printing steps.

15

Table 1

Miller index plane	{100}	{110}	{111}
Kc (MPA \sqrt{m} MPA)	0.95	0.9	0.82

THIS PAGE BLANK (USPTO)

CLAIMS

1. A method for producing micromachined devices for use in Microelectromechanical Systems (MEMS),
5 comprising the steps of:

- providing a crystalline wafer (1),
- processing from said wafer at least one micromachined device (5) so that openings and/or cavities (4) on said
10 at least one micromachined device are not parallel to a direction which lies along the intersection of the front plane of the wafer and a cleavage plane, said cleavage plane being defined as a plane along which cleavage of the wafer is most likely to occur.

2. A method according to claim 1, wherein
15 said wafer (1) has the shape of a circular disc, with at least one part cut off along a chord of said circular disc, the longest of said chords being called 'the flat' (2) of said wafer.

3. A method according to claim 2, wherein
20 said flat (2) is oriented along said intersection.

4. A method according to claim 2 wherein said flat (2) is not oriented along said intersection.

5. A method according to any one of the preceding claims, wherein said wafer (1) is a silicon
25 wafer, whose front and back surfaces are oriented along a plane of the {100} family and wherein said cleavage plane is a plane belonging to the {111} family.

6. A method according to any one of the preceding claims, wherein said wafer (1) is a silicon
30 wafer, whose front and back surfaces are oriented along a plane of the {100} family and wherein said cleavage plane is a plane belonging to the {110} family.

7. A method according to claim 3, 5 or 6, wherein said processing comprises the steps of

- subjecting said wafer (1) to a photolithography step, whereby a pattern is printed through a mask onto said

5 wafer,

- etching said wafer,

characterised in that said photolithography step comprises the step of rotating said mask over an angle, with respect to said wafer.

10

8. A method according to claim 3, 5 or 6, wherein said processing comprises the steps of

- subjecting said wafer (1) to a photolithography step, whereby a pattern is printed through a mask onto said wafer,

15 - etching said wafer,

wherein said pattern is positioned at an angle with respect to said mask.

9. A method according to claim 3, 5 or 6, wherein said processing comprises the steps of

20 - subjecting said wafer to a photolithography step, whereby a pattern is printed through a mask onto said wafer,

- etching said wafer,

characterised in that said photolithography step comprises the step of rotating said wafer over an angle with respect

25 to said mask.

10. A method according to claims 7, 8 or 9, wherein said photolithography step comprises a contact printing step.

11. A method according to claims 7, 8 or 9, 30 wherein said photolithography step comprises a proximity printing step.

12. A method according to claim 4, 5 or 6, wherein said processing comprises the steps of:

16

- subjecting said wafer to a photolithography step, whereby a pattern is printed through a mask onto said wafer,
- etching said wafer,

13. A method according to claim 12, wherein
5 said photolithography step comprises a number of projection printing steps.

14. A method according to claim 12, wherein
said photolithography step comprises a contact printing step.

10 15. A method according to claim 12, wherein
said photolithography step comprises a proximity printing step.

16. A micromachined device for use in
Microelectromechanical Systems, said device being produced
15 according to the method described in claims 1 to 15.

17. Use of a micromachined device in
Microelectromechanical Systems, said device being produced
according to the method described in claims 1 to 15.

THIS PAGE BLANK (USPTO)

ABSTRACTA METHOD FOR PRODUCING MICROMACHINED DEVICES AND DEVICES
OBTAINED THEREOF

5

The present invention is related to a method for producing micromachined devices for use in
10 Microelectromechanical Systems (MEMS), comprising the steps of providing a crystalline wafer (1), and processing from said wafer at least one micromachined device (5) so that openings and/or cavities (4) on said at least one micromachined device are not parallel to a direction which
15 lies along the intersection of the front plane of the wafer and a cleavage plane, said cleavage plane being defined as a plane along which cleavage of the wafer is most likely to occur.

20

(Figure 3a)

THIS PAGE BLANK (USPTO)

1/5




FIG. 1a




FIG. 1b

2/5




FIG. 1c




FIG. 2a

3/5




FIG. 2b




FIG. 3a




FIG. 3b




FIG. 4

5/5




FIG. 5

THIS PAGE BLANK (USPTO)